UPS161

timing controller, TQFP80, 2.5 to 3.6 V, Low power consumption, AU Optronics

Rated 5 Rating 5 | reviews | Write a review

Price:: US $5.00~5.50 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $5.00~5.50

PartNumber:: UPS161

Brand:: AU Optronics Corp. - AUO | Pack: QFP | D/C: 04+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Mr. Jason's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-08-10

From Other Seller

Part Number:UPS161
US $5.00 - 5.50
ECA1HHG100

US $10.00 - 10.00 / Piece
(0) Remove
74AHC2G08VS SOP-8

US $2.00 - 2.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The UPS161 timing controller is a synchronizing signal controlling CMOS LSI for AUO COG type LCD
module. It accepts 6 bits RGB digital signal and provides all the necessary control signals to the LCD
source and gate drivers. This controller UPS161 supports 1 channel TTL signal input for the resolution is 800x480 (WVGA) display for AUO TFT-LCD panel.

Parametrics

UPS161 absolute maximum rating: (1)VDD, Power supply: 2.5 to 3.6 V; (2)VIN, Input voltage: -0.3 to VDD + 0.3 V; (3)VIL, Low level input voltage: GND to 0.3xVDD V; (4)VIH, High level input voltage: 0.7xVDD to VDD V; (5)VOH, High level output voltage: VDD-0.4(minimum) V; (6)VOL, Low level output voltage: GND to GND+0.4 V; (7)VOUT, Output voltage: -0.3 to VDD + 0.3 V; (8)DCLK, Operating frequency: 20~40 MHz; (9)TSTG, Storage temperature: -40 to 125 ℃.

Features

UPS161 features: (1)Single power supply: +3.3 Volts; (2)Low power consumption (CMOS); (3)EMI reducing; (4)Flicker Auto-detecting; (5)DE/HV mode auto detection; (6)Normal /self-test mode selecting; (7)Built-In polarity inverted circuit; (8)Providing timing scan signals for Left / Right and Up / Down shift control; (9)With EDGSL pin to choose data latching mode (one/dual edge of clock); (10)TQFP80 package.